

## Low-voltage solution-processed n-channel organic field-effect transistors with high-k HfO<sub>2</sub> gate dielectrics grown by atomic layer deposition

Shree Prakash Tiwari, Xiao-Hong Zhang, William J. Potscavage Jr., and Bernard Kippelen

Citation: [Applied Physics Letters](#) **95**, 223303 (2009); doi: 10.1063/1.3269579

View online: <http://dx.doi.org/10.1063/1.3269579>

View Table of Contents: <http://scitation.aip.org/content/aip/journal/apl/95/22?ver=pdfcov>

Published by the [AIP Publishing](#)

---

### Articles you may be interested in

[High performance organic field-effect transistors with ultra-thin HfO<sub>2</sub> gate insulator deposited directly onto the organic semiconductor](#)

*Appl. Phys. Lett.* **104**, 013307 (2014); 10.1063/1.4860998

[Schottky barrier source-gated ZnO thin film transistors by low temperature atomic layer deposition](#)

*Appl. Phys. Lett.* **103**, 253503 (2013); 10.1063/1.4836955

[High-performance organic transistors with high-k dielectrics: A comparative study on solution-processed single crystals and vacuum-deposited polycrystalline films of 2,9-didecyl-dinaphtho\[2,3-b:2',3'-f\]thieno\[3,2-b\]thiophene](#)

*Appl. Phys. Lett.* **101**, 223304 (2012); 10.1063/1.4769436

[Study of electrical performance and stability of solution-processed n -channel organic field-effect transistors](#)

*J. Appl. Phys.* **106**, 054504 (2009); 10.1063/1.3204655

[High-performance C<sub>60</sub> n -channel organic field-effect transistors through optimization of interfaces](#)

*J. Appl. Phys.* **104**, 104504 (2008); 10.1063/1.3020533

---

An advertisement for Keysight B2980A Series Picoammeters/Electrometers. The ad features a red and white background with a ruler at the top. Text on the left reads 'Confidently measure down to 0.01 fA and up to 10 PΩ' and 'Keysight B2980A Series Picoammeters/Electrometers'. A red button with white text says 'View video demo >'. On the right, there is an image of the device and the Keysight Technologies logo.

# Low-voltage solution-processed n-channel organic field-effect transistors with high- $k$ $\text{HfO}_2$ gate dielectrics grown by atomic layer deposition

Shree Prakash Tiwari, Xiao-Hong Zhang, William J. Potscavage, Jr., and Bernard Kippelen<sup>a)</sup>

Center for Organic Photonics and Electronics (COPE), School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, Georgia 30332, USA

(Received 23 August 2009; accepted 8 November 2009; published online 2 December 2009)

High performance solution-processed n-channel organic field-effect transistors based on [6,6]-phenyl C61 butyric acid methyl ester with low operating voltages (3 V) are demonstrated using a high- $k$  hafnium dioxide gate dielectric grown by atomic layer deposition. Devices exhibit excellent n-channel performance with electron mobility values up to  $0.14 \text{ cm}^2/\text{V s}$ , threshold voltages of  $\sim 0.3 \text{ V}$ , current on/off ratios  $>10^5$ , and very low values of subthreshold slope ( $\sim 140 \text{ mV/decade}$ ). © 2009 American Institute of Physics. [doi:10.1063/1.3269579]

Organic field-effect transistors (OFETs) are receiving significant interest due to their potential applications for large-area, low-cost flexible electronics, like displays, smart pixels, and radio frequency identification tags.<sup>1-3</sup> For large-area and low-cost processing, solution-processed OFETs are preferred. Solution-processed p-channel OFETs (Refs. 4 and 5) with saturation mobility values up to  $0.7 \text{ cm}^2/\text{V s}$  and solution processed n-channel OFETs (Ref. 6) with electron mobility values up to  $0.85 \text{ cm}^2/\text{V s}$  have been reported recently; however, the operating voltage of these transistors are still very high ( $|20|$  to  $|60| \text{ V}$ ). Integration of suitable gate dielectric materials with high capacitance density is very important to achieve low voltage operation in these OFETs for practical electronic circuit applications. Various methods have been reported to get a high capacitance density by developing high- $k$  gate dielectric materials,<sup>7-9</sup> and low-voltage transistors have been demonstrated with pentacene. However, reports on low-voltage solution-processed OFETs with high- $k$  gate dielectrics are scarce. Atomic layer deposition (ALD) is a simple technique that provides highly conformal, defect-free dielectric layers at relatively low temperature and low cost<sup>10</sup> and provides high quality dielectric layers (such as  $\text{Al}_2\text{O}_3$ ) for low-voltage OFETs.<sup>11</sup>

In this letter, we report on high performance, low-voltage, solution-processed n-channel OFETs with high- $k$   $\text{HfO}_2$  gate dielectrics ( $\text{HfO}_2$ ,  $k \sim 15$ ) grown by ALD. [6,6]-phenyl C61 butyric acid methyl ester ([60]PCBM) is used as the organic semiconductor with top Ca metal source/drain (S/D) electrodes. Fullerene-based compounds are known to be promising candidates for solution-processed n-channel OFETs,<sup>12-15</sup> and [60]PCBM is a widely studied fullerene derivative.<sup>12,14,15</sup> A 50 nm  $\text{HfO}_2$  layer deposited by ALD with a thin buffer layer of divinyltetramethyldisiloxanebis(benzocyclobutene) (BCB) on top acts as the gate dielectric. BCB was chosen to minimize electron trapping at the dielectric/semiconductor interface, which is a primary limiting factor for n-channel conduction.<sup>16</sup> We demonstrate overall high performance in these OFETs with [60]PCBM while also achieving low voltage operation (3 V). Channel length scaling is studied with varying channel

lengths ( $L$ ) (25–200  $\mu\text{m}$ ), and contact resistance is extracted. We also investigate the stability of these devices under multiple transfer characteristics scans and under continuous electrical bias stress.

OFETs were fabricated on a heavily doped n-type silicon substrate (resistivity  $<0.005 \Omega \text{ cm}$ , also serves as gate electrodes). A schematic of the device and the chemical structure of [60]PCBM are given in Fig. 1(a). First, the  $\text{SiO}_2$  layer from both sides of the wafer was etched away by wet chemical etching with 6:1 buffered oxide etchant. Ti/Au (10 nm/100 nm) metallization on the backside of the substrate was done to improve the gate electrical contact.  $\text{HfO}_2$  (50 nm) was deposited using ALD by alternating exposures of tetrakis(dimethylamido)hafnium(IV) (from Aldrich) and  $\text{H}_2\text{O}$  vapor with a substrate temperature of  $200^\circ\text{C}$  using a Savannah100 ALD system (Cambridge Nanotech Inc.). The substrates were cleaned with  $\text{O}_2$  plasma for three minutes before and after  $\text{HfO}_2$  deposition. The  $\text{HfO}_2$  dielectric surface was passivated with a thin buffer layer of BCB (Cyclo-




FIG. 1. (Color online) (a) Device structure of a top contact OFET along with the chemical structure of [60]PCBM. (b) Output and (c) transfer characteristics of [60]PCBM OFETs with device dimensions of  $W/L = 2000 \mu\text{m}/25 \mu\text{m}$ .

<sup>a)</sup> Author to whom correspondence should be addressed. Electronic address: kippelen@gatech.edu.

TABLE I. Summary of the electrical parameters for 8 [60]PCBM transistors with  $L=25$  to  $200\ \mu\text{m}$  and  $W=2000\ \mu\text{m}$ . All devices were fabricated on the same substrate.

Device (W/L)	$\mu$ ( $\text{cm}^2/\text{V s}$ )	$V_{\text{TH}}$ (V)	$I_{\text{on/off}}$	SS (V/dec)
2000 $\mu\text{m}/25\ \mu\text{m}$ , Dev. 1	0.11	0.27	$1 \times 10^5$	0.13
2	0.10	0.38	$2 \times 10^5$	0.15
2000 $\mu\text{m}/50\ \mu\text{m}$ , Dev. 1	0.12	0.33	$4 \times 10^4$	0.17
2	0.11	0.27	$2 \times 10^4$	0.16
2000 $\mu\text{m}/100\ \mu\text{m}$ , Dev. 1	0.13	0.32	$1 \times 10^4$	0.15
2	0.13	0.28	$2 \times 10^4$	0.14
2000 $\mu\text{m}/200\ \mu\text{m}$ , Dev. 1	0.14	0.32	$3 \times 10^4$	0.14
2	0.13	0.28	$2 \times 10^4$	0.20

tene<sup>TM</sup>, Dow Chemicals) diluted in trimethylbenzene in a 1:20 ratio and spin coated at 3,000 rpm for 60 s to provide a very thin uniform layer. The samples were then annealed at 250 °C for 1 h inside a  $\text{N}_2$  glove box for cross linking. The total capacitance density ( $C_i$ ) measured from 12 parallel-plate capacitors was 71 nF/cm<sup>2</sup> for  $\text{HfO}_2/\text{BCB}$  (reduced due to the BCB layer). A bare 50 nm thick  $\text{HfO}_2$  layer has a  $C_i$  value as high as  $\sim 245$  nF/cm<sup>2</sup> with leakage current density below  $10^{-8}$  A/cm<sup>2</sup> under an applied field of 2 MV/cm. A thin layer of [60]PCBM (Solenne B.V., 99.5%) was deposited on the substrates by spin-coating from a solution in chlorobenzene (10 mg/mL) at 1000 rpm for 60 s. A 150 nm thick Ca layer (work function 2.9 eV) was deposited through a shadow mask to act as the top S/D electrodes.

The samples were transferred in a vacuum-tight vessel without being exposed to atmospheric conditions into another  $\text{N}_2$ -filled glove box ( $\text{O}_2, \text{H}_2\text{O} < 0.1$  ppm) for electrical testing. The electrical measurements were performed using an Agilent E5272A source/monitor unit. Output ( $I_{\text{DS}}$  versus  $V_{\text{DS}}$ ) and transfer ( $I_{\text{DS}}$  versus  $V_{\text{GS}}$ ) characteristics were measured (dwell time=20 to 50 s, integration time= $6 \times 80\ \mu\text{s}$ ) for the devices, and field-effect mobility ( $\mu$ ) values and threshold voltages ( $V_{\text{TH}}$ ) were measured in the saturation regime from the highest slope of  $|I_{\text{DS}}|^{1/2}$  versus  $V_{\text{GS}}$  plots using the saturation region current equation for standard transistors. For the study of stability under a constant bias, the time-dependent decay of  $I_{\text{DS}}$  was tested under the following two different dc biasing conditions: (a) in linear operating regime ( $V_{\text{GS}}=3$  V,  $V_{\text{DS}}=0.5$  V) and (b) in saturation regime ( $V_{\text{GS}}=V_{\text{DS}}=3$  V) for 1 h. To study the operational stability, the devices were repeatedly stressed by measuring transfer characteristics in the saturation regime 50 times with a 1 s waiting time between cycles.

Figures 1(b) and 1(c) show the output and transfer characteristics of a representative OFET ( $W/L=2000\ \mu\text{m}/25\ \mu\text{m}$ ). Two identical devices with the same dimensions of  $W/L=2000\ \mu\text{m}/25\ \mu\text{m}$  yielded electron mobility values of 0.10 and 0.11  $\text{cm}^2/\text{V s}$  with  $V_{\text{TH}}$  of 0.38 and 0.27 V, respectively. The current on/off ratios ( $I_{\text{on}}/I_{\text{off}}$ ) were greater than  $10^5$ . The devices showed excellent n-channel behavior having no hysteresis in the transfer characteristics and subthreshold slopes (SS) up to 130 mV/decade. Table I summarizes the performance parameters for devices with a channel width  $W=2000\ \mu\text{m}$  and different values of channel length  $L=25, 50, 100,$  and  $200\ \mu\text{m}$  fabricated on the same substrate. For each device geometry, we report the performance parameters measured for two identi-




FIG. 2. The dependence of (a)  $V_{\text{TH}}$  and (b)  $\mu$  on  $L^{-1}$ . (c) Values of  $R_{\text{on}}W$  obtained at various  $V_{\text{GS}}$  for different channel lengths. (d) Plot of  $R_{\text{C}}W$  as a function of  $V_{\text{GS}}$ .

cal devices.  $I_{\text{on}}/I_{\text{off}}$  from representative devices is also shown. The SS values reported here are almost five times lower than the values of 0.7 V/decade for [60]PCBM devices on  $\text{SiO}_2/\text{BCB}$  dielectric layer recently reported by our group.<sup>17</sup> Devices with larger  $L$  (200  $\mu\text{m}$ ) provide higher saturation mobility (0.14  $\text{cm}^2/\text{V s}$ ) in comparison to the shorter  $L$ . Interestingly, the electron mobility values are similar to our previously reported values (varying from 0.11 to 0.13  $\text{cm}^2/\text{V s}$ ), with the operating voltages reduced by ten times (30 to 3 V) in this case.<sup>17</sup>

To explore the effect of channel length scaling on  $V_{\text{TH}}$  and  $\mu$ , both parameters are statistically plotted over the inverse of channel length ( $L^{-1}$ ) with a  $W=2000\ \mu\text{m}$ . Figure 2(a) shows the plot of  $V_{\text{TH}}$  with  $L^{-1}$ , which shows that the devices show almost unchanged  $V_{\text{TH}}$  on the scaling of  $L$  in the studied range. However,  $\mu$  decreases upon scaling  $L$  [see Fig. 2(b)] from 200 down to 25  $\mu\text{m}$  due to the contact resistance at the metal/organic interface. For a better understanding of the effect of the contact resistance ( $R_{\text{C}}$ ) on the  $\mu$ , the  $R_{\text{C}}$  in each type of device was extracted using a transmission line method based on the dependence of the current-voltage characteristics on  $L$ . A set of devices  $L$  ranging from  $L=25$  to  $200\ \mu\text{m}$  and a fixed  $W=2000\ \mu\text{m}$  was used to calculate the  $R_{\text{C}}$  values at a low  $V_{\text{DS}}$  of 0.5 V for  $V_{\text{GS}}$  values ranging from 1 to 3 V. In the linear regime, the overall device resistance  $R_{\text{on}}$  can be considered to be the sum of the channel resistance ( $R_{\text{ch}}$ ) and the  $R_{\text{C}}$ , as already explained in the literature.<sup>18,19</sup> The  $R_{\text{on}}$  here is calculated by dividing the  $V_{\text{DS}}$  by  $I_{\text{DS}}$  at  $V_{\text{GS}}$  values of 1, 1.5, 2, 2.5, and 3 V in the linear regime ( $V_{\text{DS}}=0.5$  V). Figure 2(c) shows the plot of  $R_{\text{on}}W$  versus  $L$ . The width-normalized contact resistance ( $R_{\text{C}}W$ ) was calculated by extrapolating  $R_{\text{on}}W$  to  $L=0\ \mu\text{m}$  using the y intercept of plots of  $R_{\text{on}}W$  versus  $L$ , and  $R_{\text{C}}W$  for different  $V_{\text{GS}}$  are plotted in Fig. 2(d). The  $R_{\text{C}}W$  drops to 18 k $\Omega$  cm, at a gate voltage of  $V_{\text{GS}}=3$  V.

Figure 3(a) shows the time-dependent decay of  $I_{\text{DS}}$  under a constant dc bias stress in the linear operating regime




FIG. 3. (Color online) (a) Decay of  $I_{DS}$  measured during bias stress experiments in the linear ( $V_{GS}=3$  V,  $V_{DS}=0.5$  V) and saturation regions ( $V_{GS}=V_{DS}=3$  V).  $\Delta V_{TH}$  and  $\Delta\mu$  were determined from the transfer characteristics measured right before and after the constant bias stress. (b) Superimposed transfer characteristics of the first ten scans and the last ten scans during a 50-time scan test with 1 s rest time between cycles.

( $V_{GS}=3$  V,  $V_{DS}=0.5$  V) as well as saturation regime ( $V_{GS}=V_{DS}=3$  V) over 1 h for these devices. The current decay in both cases exhibited typical features of bias stress instability showing an exponential decay function with extremely low decay in  $I_{DS}$  of 6% and 7% after one hour in the linear and saturation regimes, respectively. The transfer characteristics were measured right before and after the constant bias stress to determine the threshold voltage shift ( $\Delta V_{TH}$ ) and change in  $\mu$ . After 1 h of stressing at  $V_{GS}=3$  V,  $V_{DS}=0.5$  V, a nominal decrease of 3% in  $\mu$  was observed, with a very small  $\Delta V_{TH}$  of 0.01 V. In the saturation regime (1 h stressing at  $V_{GS}=V_{DS}=3$  V) the decrease in  $\mu$  was 1%, with a low change in  $\Delta V_{TH}$  of 0.06 V. To check the reproducibility of the electrical characteristics, the transfer characteristics of the devices were scanned 50 times with a time interval of 1 s between scans in  $N_2$ . The superimposed measured transfer curves from the first ten cycles and the last ten cycles are shown in Fig. 3(b). The shape of the successive transfer curves remained almost unchanged during multiple scans, indicating a good electrical stability and reproducibility for devices under normal operation, resulting in the reliable extraction of device parameters. Both of these studies show that these OFETs have extremely good electrical bias and operational stability, which is very important for the reliable operation of organic devices and circuits.

In summary, solution-processed n-channel OFETs based on [60]PCBM with very low operating voltages (3 V) were demonstrated by integration of high- $k$  hafnium dioxide gate dielectric grown by ALD with a thin buffer layer of BCB on

the top as the gate dielectric layer. Ca was used as S/D electrodes to achieve overall high performance. The devices exhibited excellent n-channel performance with an average electron mobility up to  $0.14$   $\text{cm}^2/\text{V s}$  at operating voltages below 3 V. The extracted  $R_C W$  was as low as  $18$   $\text{k}\Omega \text{ cm}$  at  $V_{GS}=3$  V. These devices showed stable electrical behavior under multiple scans and low threshold voltage instability under continuous electrical bias stress when tested in inert atmosphere.

This material is based upon work supported in part by Solvay S.A., by the STC Program of the National Science Foundation under Agreement No. DMR-0120967, and by the Office of Naval Research (Grant No. N00014-04-1-0120).

- <sup>1</sup>B. Comiskey, J. D. Albert, H. Yoshizawa, and J. Jacobson, *Nature (London)* **394**, 253 (1998).
- <sup>2</sup>A. Dodabalapur, Z. Bao, A. Makhija, J. G. Laquindanum, V. R. Raju, Y. Feng, H. E. Katz, and J. Rogers, *Appl. Phys. Lett.* **73**, 142 (1998).
- <sup>3</sup>P. F. Baude, D. A. Ender, M. A. Haase, T. W. Kelley, D. V. Muires, and S. D. Theiss, *Appl. Phys. Lett.* **82**, 3964 (2003).
- <sup>4</sup>N. Stingelin-Stutzmann, E. Smits, H. Wöndergem, C. Tanase, P. Blom, P. Smith, and D. De Leeuw, *Nature Mater.* **4**, 601 (2005).
- <sup>5</sup>I. McCulloch, M. Heeney, C. Bailey, K. Genevicius, I. Macdonald, M. Shkunov, D. Sparrowe, S. Tierney, R. Wagner, W. M. Zhang, M. L. Chabinyc, R. J. Kline, M. D. McGehee, and M. F. Toney, *Nature Mater.* **5**, 328 (2006).
- <sup>6</sup>H. Yan, Z. H. Chen, Y. Zheng, C. Newman, J. R. Quinn, F. Dotz, M. Kastler, and A. Facchetti, *Nature (London)* **457**, 679 (2009).
- <sup>7</sup>L. A. Majewski, R. Schroeder, and M. Grell, *Adv. Funct. Mater.* **15**, 1017 (2005).
- <sup>8</sup>H. Klauk, U. Zschieschang, and M. Halik, *J. Appl. Phys.* **102**, 074514 (2007).
- <sup>9</sup>O. Acton, G. Ting, H. Ma, J. W. Ka, H. L. Yip, N. M. Tucker, and A. K. Y. Jen, *Adv. Mater.* **20**, 3697 (2008).
- <sup>10</sup>M. D. Groner, F. H. Fabreguette, J. W. Elam, and S. M. George, *Chem. Mater.* **16**, 639 (2004).
- <sup>11</sup>X. H. Zhang and B. Kippelen, *J. Appl. Phys.* **104**, 104504 (2008).
- <sup>12</sup>T. B. Singh, N. Marjanovic, P. Stadler, M. Auinger, G. J. Matt, S. Gunes, N. S. Sariciftci, R. Schwodiauer, and S. Bauer, *J. Appl. Phys.* **97**, 083714 (2005).
- <sup>13</sup>T. D. Anthopoulos, F. B. Kooistra, H. J. Wöndergem, D. Kronholm, J. C. Hummelen, and D. M. de Leeuw, *Adv. Mater.* **18**, 1679 (2006).
- <sup>14</sup>S. P. Tiwari, E. B. Namdas, V. R. Rao, D. Fichou, and S. G. Mhaisalkar, *IEEE Electron Device Lett.* **28**, 880 (2007).
- <sup>15</sup>P. H. Wobkenberg, D. D. C. Bradley, D. Kronholm, J. C. Hummelen, D. M. de Leeuw, M. Colle, and T. D. Anthopoulos, *Synth. Met.* **158**, 468 (2008).
- <sup>16</sup>L. L. Chua, J. Zaumseil, J. F. Chang, E. C. W. Ou, P. K. H. Ho, H. Siringhaus, and R. H. Friend, *Nature (London)* **434**, 194 (2005).
- <sup>17</sup>S. P. Tiwari, X.-H. Zhang, W. J. Potscavage, Jr., and B. Kippelen, *J. Appl. Phys.* **106**, 054504 (2009).
- <sup>18</sup>J. Zaumseil, K. W. Baldwin, and J. A. Rogers, *J. Appl. Phys.* **93**, 6117 (2003).
- <sup>19</sup>Z. Bao and J. Locklin, *Organic Field-Effect Transistors* (CRC, Boca Raton, 2007).